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ABSTRACT  High-performance single-wall carbon nanotube field-effect transistors (SWNT-FETs) 
are fabricated using directed assembly and mass-produced carbon nanotubes (CNTs). These FETs 
exhibit operating characteristics comparable to state-of-the-art devices, and the process provides a route 
to large-scale functional CNT circuit assembly that circumvents problems inherent in processes relying 
on chemical vapor deposition (CVD).  Furthermore, the integration of hydrophobic self-assembled 
monolayers (SAMs) in the device structure eliminates the primary source of gating hysteresis in SWNT-
FETs, which leads to hysteresis-free FET operation while exposing unmodified nanotube surfaces to 
ambient air. 
Carbon nanotubes have remarkable physical and electrical properties that distinguish them as ideal 
components for nano- and molecular electronics1.  Efforts devoted to incorporating them in device 
fabrication are probably best highlighted by progress in FETs2-7, which are fundamental to many 
nanotube-based applications from computing to sensing.  So far, however, most high-performance 
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CNT-FETs have been fabricated using SWNTs grown on-substrate via CVD, while devices produced 
through ‘directed assembly’ and/or utilizing mass-produced have tried to keep pace.  Nevertheless, 
CVD tends to produce large-diameter, small bandgap nanotubes, and the high-temperatures involved in 
the growth process often preclude integration with pre-existing circuit structures.  For such reasons, 
high-performance FETs made by procedures more compatible with conventional semiconductor 
fabrication techniques are desirable and may represent a precursor to large-scale CNT circuit assembly 
for future industrial applications.  Here, we demonstrate the directed-assembly8,9 of SWNT-FETs using 
nanotubes grown by high-pressure decomposition of carbon monoxide (HiPCO), which produces large 
quantities of small-diameter, semiconducting SWNTs.  These devices exhibit operating characteristics 
comparable with state-of-the-art FETs based on SWNTs from various sources, including CVD10-12.  
Notably, our devices can be operated free of gating hysteresis while exposing clean SWNT surfaces to 
ambient air.  Previously, this hysteresis-free operation was possible only by encasing the FET in a 
polymer13, rendering it difficult for further circuit integration and inoperable for certain applications, 
such as sensing.  Furthermore, since our method does not require any high-temperature processing 
steps, it is compatible with conventional semiconductor device fabrication processes. 
The SWNT-FETs are prepared by adapting a directed assembly technique8 involving the controlled 
deposition of methyl-terminated (-CH3) SAMs.  These monolayers are placed either by microcontact 
printing or immersion to functionalize the metal electrodes and gate insulator, thereby creating a 
template for the subsequent placement and alignment of nanotubes.  The schematic diagram depicting 
this procedure is shown in Figs. 1a-d.  Five sets of source-drain electrodes each having a ~1-2 μm wide 
x 100 μm long gap are patterned via photolithography on degeneratively p-doped, 375 μm thick Si(100) 
substrates with 100 nm thermal oxides.  The highly-doped Si eventually serves as a common back-gate 
for the FETs.  Gold or palladium contacts (thickness ~ 20 nm) with an underlying Ti layer (thickness ~ 
6 nm) are subsequently deposited via thermal evaporation.  After metal deposition and before lift-off, an 
array of 4 μm wide 1-octadecanethiol (ODT, CH3[CH2]17SH) lines each separated by 2 μm is printed 
onto the electrodes using a poly-dimethyl siloxane (PDMS) stamp coated with a 2 mM solution of ODT 
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in ethanol (Fig. 1a).  The ODT molecules bind to Au and Pd via their thiol functional groups14,15, and 
the exposed methyl groups of the monolayer eventually direct the nanotubes to land on the remaining 
bare electrode surface and to align across the source-drain gap8. 
 
Figure 1.  Assembly procedure and AFM images of a finished device.  (a) Five sets of source-drain 
contacts (two shown) are fabricated via photolithography on a 1 cm x 1 cm chip. Lines of ODT are 
stamped onto the electrodes, shown after subsequent lift-off.  (b) An OTS monolayer is deposited onto 
the SiO2 surface making it hydrophobic.  (c) SWNTs are deposited by immersion in a SWNT solution. 
(d) The substrate is heated up to 150-170° C to remove ODT layers from electrodes, resulting in clean 
SWNT circuits. (e) AFM image (10 μm x 10 μm) of an assembled device (unannealed) showing a 
nanotube bundle on Au electrodes bridging the source-drain gap.  (f) Lateral force microscopy of the 
same view shows regions of reduced surface friction (darker contrast) revealing the stamped ODT 
pattern on the Au electrodes. 
After lift-off and before deposition of nanotubes, an octadecyltrichlorosilane (OTS, CH3[CH2]17SiCl3) 
layer is grown on the SiO2 via immersion in ~1mM solution in anhydrous hexane for ~12 hours (Fig. 
1b).  The OTS SAM is terminated with hydrophobic methyl groups and prevents nanotubes from 
collecting on the insulator and forming shorts between individual FETs.  OTS also displaces water16,17 
from the surface of SiO2 and plays an important role in removing gating hysteresis caused by water in 
contact with the CNT13.  The substrates are then immersed in a solution of SWNTs in 1,2-
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dichlorobenzene (~0.03 mg/mL) for 1-3 minutes (Fig. 1c).  The HiPCO SWNTs were obtained from 
Carbon Nanotechnologies Inc. and are ~1 nm in diameter (purity > 95 wt %).  Also, all materials used in 
the deposition of the SAMs were used as received without further purification.  Upon removal from 
solution, conducting paths between source and drain are established almost without failure, while 
isolation between individual devices remains unchanged (Figs. 1e,1f).  Finally, the devices are annealed 
at 150-170° C in air for 12 hours.  The annealing desorbs the ODT layers from the electrode surfaces18, 
but OTS is not affected and SiO2 remains hydrophobic (Fig. 1d).  This fabrication process results in 
hysteresis-free SWNT devices with clean, unmodified CNT surfaces, which can be utilized for various 
applications such as sensing.  Furthermore, since this is a scalable process based on only low-
temperature processing steps, it can be an ideal method for producing integrated CNT circuits. 
Some control over the number of assembled nanotubes can be achieved by varying the geometry of 
the PDMS stamp or the immersion time and concentration of the nanotube solution.  Contact-mode 
AFM scans of the devices showed that up to five nanotubes or small bundles typically contacted both 
electrodes.  Due to the random chirality of the nanotubes deposited from solution, these devices often 
exhibited transfer characteristics consistent with the presence of both metallic and semiconducting 
SWNTs.  Figure 2 shows the gating behavior of typical devices as assembled on gold and palladium 
electrodes before annealing and the destruction of metallic SWNTs.  The gating effect measured in each 
voltage loop was collected not with a continuous sweep but step-wise where ramping was paused to 
allow for settling and averaging in order to maximize the possibility of revealing any potential 
hysteresis.  Devices fabricated with OTS passivation (step (b) in Fig. 1) do not show gating hysteresis 
(Fig. 2a), while those fabricated without OTS passivation have a large hysteresis (Fig. 2b) over the same 
voltage range.  In general, this hysteresis has been attributed to the charging of traps which shield the 
nanotube from the gating field thereby shifting the “on/off” threshold of the device19.  Water molecules 
on or near the nanotube have been identified as a primary source of these charge traps13.  Our results 
clearly show that OTS passivation plays a central role in removing hysteresis.  In prior fabrication 
methods, CNTs were in direct contact with hydrophilic SiO2 surfaces or hydrophilic chemical functional 
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groups such as amines (-NH2).  By assembling a SWNT on a hydrophobic SAM, hysteresis caused by 
water-based charge trapping is dramatically reduced. 
 
Figure 2.  Gating effect in as-assembled devices before the selective destruction of metallic SWNTs. (a) 
Gating effect of an as-assembled CNT-FET with Au electrodes (unannealed) and OTS passivation of 
SiO2 in an increasing (points) and reverse gating sweep (line).  (b) Gating effect of an as-assembled 
CNT FET with Pd electrodes (unannealed) and without an OTS layer on SiO2 in an increasing (points) 
and reverse gating sweep (line).   
High-performance SWNT-FETs can be achieved by the selective destruction of metallic nanotubes20.  
Here, a large low-frequency (1-10 Hz) source-drain bias is applied to break metallic tubes while 
applying a positive gating voltage to place semiconducting tubes in the “off” state.  Afterwards, the 
“on/off” ratio of the FET can increase up to 106, and high-performance FET operation comprised of 
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solely semiconducting SWNTs is realized.  The progression of an as-assembled device to an all-
semiconducting FET is shown in Fig. 3 (inset).  Detailed characterization of hysteresis in FETs has been 
performed after the destruction of metallic nanotubes (Fig. 3).  Generally, as in Fig. 3, gating voltages 
within ±2 V always produced hysteresis-free transfer characteristics for source-drain biases up to ±200 
mV.  We emphasize that these voltage ranges are sufficient for full FET operation.  We have found that 
hysteresis can reappear in a larger gating loop (Fig. 4a).  Two well-discussed origins of hysteresis for 
SWNT-FETs are: 1) adsorbed water13 and 2) charge traps inside the gate dielectric19.  The hysteresis 
appearing in the extended ±4 V gating loop (Fig. 4a) could not be reduced by placing the FET in a 
vacuum (3 x 10-6 torr) for more than 12 hours, which implies that the origin of the remaining hysteresis 
is not due to water adsorbed on the SWNT. 
 
Figure 3.  Creation of an all-semiconducting SWNT-FET via the selective destruction of metallic 
SWNTs.  Transfer characteristic of an all-semiconducting device obtained by selectively destroying 
metallic nanotubes in an increasing (points) and reverse gating sweep (line).  Inset shows gating effect 
of the device as-assembled and intermediate to the final FET stage in increasing (points) and reverse 
sweeps (lines). 
Through our ability to eliminate gating hysteresis from SWNT-FETs, we have been able to gain a 
clearer understanding of its possible causes.  By comparing the transfer characteristics of the same FET 
operated in the hysteresis-free range and then in the extended gating range as in Fig. 4a, one can see that 
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the opening of a hysteresis loop corresponds primarily to a positive shift of the decreasing gating field 
sweep (+4 V to -4V).  This shift of the threshold voltage is consistent with the direction expected if the 
hysteresis is due to trapping of electrons.  In contrast, when the same comparison is made between a 
FET with an OTS monolayer and one without it, a markedly different result is obtained.  In this case 
(Fig. 4b) the opening of a hysteresis loop in the device without OTS primarily corresponds to a negative  
 
Figure 4.  Oppositely directed threshold shifts caused by different hysteresis sources.  (a) Transfer 
characteristics of the device from Fig. 3 in a wider gating loop compared with its hysteresis-free 
operation.  (b)  Transfer characteristics of a separately fabricated hysteresis-free FET compared with 
that of a device without an OTS layer.  VSD for the hysteresis-free device was -0.1 V (|ISD| shown) and 1 
V for the FET without OTS. 
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shift of the increasing gating field sweep (-4 V to +4 V).  The direction of this shift that occurs when the 
nanotube is in a hydrophilic environment is almost exactly opposite to that observed in Fig. 4a.  A 
similar type of shift was previously reported in the transfer characteristics of other nanotube FETs and 
attributed to the gate-induced motion of ionic species mobile in water21.  The contrasting hysteretic 
behaviors shown in Figs. 4a and 4b provide convincing evidence that these threshold shifts stem from 
two separate sources. 
The hysteresis appearing after a large gating bias is applied may be linked to the quality of the 
substrate oxide used for device fabrication.  Hysteresis in Si MOSFETs is due to interface and bulk 
oxide trap charges that can change state with gate bias22.  Injection into bulk oxide traps can begin when 
electric fields of ~3 x 105 V/cm are developed in the dielectric22.  The data in Fig. 4a can be used to 
assess whether such traps can plausibly account for the additional hysteresis observed therein.  The 
capacitance per unit length between a nanotube and the gate can be approximated23 as C/L ≈ 
2πκε0/ln(2t/r) in which κ = 2.5 is the average dielectric constant23, t = 100nm is the dielectric thickness, 
and r = 0.5 nm is the nanotube radius.  With this equation, one obtains C/L ≈ 23 aF/μm = 150e- /μmV, 
where e- is the electron charge.  Using the voltage shift, ΔV ≈ 2 V in Fig. 4a, one can estimate the 
number of trapped charges for a 1 μm long device as CΔV ≈ 300e-.  Supposing that each charge 
corresponds to a single trap yields a defect density of ~5 x 1010 cm-2, which is certainly within range19,22 
for device grade oxides.  It is notable that fields of ~3 x 105 V/cm leading to charge trapping can be 
achieved in this approximation with as little as 0.1 V gating bias. 
Although gating hysteresis may be useful in some novel device applications such as CNT-based 
memory cells19, it has posed a persistent challenge in most electronic applications.  In our method, an 
OTS coating on SiO2 effectively eliminates the primary hysteresis due to water directly adsorbed on the 
SWNTs (Fig 3).  The OTS layer is known to remove a thin film of water bound to silanols (SiOH) on 
the SiO2 surface and, more importantly, appears to prevent any significant adsorption of water to the 
SWNTs though they are exposed to air.  The hysteresis in wide gating loops may make hysteresis-free 
operation difficult for ambipolar FETs operating near the inversion regime24, but this should be readily 
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solved using different dielectrics25.  In other approaches, this (primary) hysteresis has been addressed by 
spinning a thick layer of polymethyl methacrylate (PMMA) over the entire device13.  This technique 
also reduces hysteresis but makes large-scale circuit integration more difficult and renders the 
nanotubes inoperable as sensors.  Since our method does not use any coatings over SWNTs and exposes 
clean nanotube surfaces, the fabricated FET can be readily utilized for various sensor applications26. 
 
Figure 5.  SWNT-FET operation after long-term storage.  (a) Transfer characteristics of an all-
semiconducting FET with Pd electrodes two months after its fabrication in increasing (points) and 
reverse gating sweeps (lines) for a variety of source-drain biases.  (Inset) I-V characteristic for the same 
device at VSG = 0 V.  The line shows the result of fitting the forward-biased data (nablas).  (b) A closer 
inspection of the data for VSD = -0.10 V on a log scale (y-axis) confirms hysteresis-free operation was 
preserved throughout storage. 
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The performance characteristics of these FETs as well as the permanency of the removal of hysteresis 
are demonstrated through measurements on a Pd-electrode device taken over two months after its initial 
fabrication (Fig. 5a).  As shown in Fig. 5b, these FETs can be comparable to state-of-the-art FETs and 
represent an important advance for those based on HiPCO-grown SWNTs and/or fabricated via 
directed-assembly methods10,27.  This device demonstrated an “on/off” ratio of nearly 106 with an “on” 
current approaching 1 μA.  The inverse subthreshold slope, S-1 = dVSG/d(log Id), was 230 mV/dec (with 
100 nm thick gate oxide) at room temperature.  As shown in Fig. 5a (inset), the forward-bias region of 
the zero-gate I-V extrapolated back to an intercept of 130 meV to give a rough lower bound to the 
Schottky barrier height28 at the Pd-nanotube interface.  Operation nearly free from Schottky barriers has 
been demonstrated in devices with large (~3 nm) diameter SWNTs grown by CVD on Pd contacts11.  
For our SWNTs with smaller diameters and therefore larger bandgaps, Schottky barriers remained.  
Improved selectivity of nanotubes and redesigned electrode structure can lead to gains in FET 
performance by controlling the “on/off” threshold and decreasing S-1.  For example, S-1 in Schottky-
barrier FETs varies with the type and thickness of the dielectric used as well as the electrode 
geometry29-31.  The same parameters can also affect the coupling of the nanotube to the gate and its 
effective doping level11.  The method of assembly used here does little to restrict these degrees of 
freedom and so leaves room for further improvement in SWNT-FET operation. 
While various self-assembly procedures to fabricate nanotube circuits have been reported, our 
methods and results differ significantly from these prior studies.  In several cases, nanotubes were first 
deposited on oxides functionalized with a polar-terminated SAM and then source-drain electrodes were 
deposited afterwards10,27,32.  In our case, nanotubes are the last elements to be deposited which 
minimizes the opportunity for contamination from subsequent processing steps.  In another technique, 
end-functionalized nanotubes were assembled onto pre-defined contacts33.  Our method uses 
unmodified nanotubes to eliminate concerns over affecting their electrical properties or needing to 
subsequently remove the attached groups.  Finally, reduction of hysteresis has been demonstrated by 
depositing PMMA13 and by rigorous cleaning of the substrate21.  In the former case, PMMA covers the 
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entire device highly limiting its use for various applications.  Rigorous cleaning, as in the latter case, 
also reduces hysteresis but provides no protection from future contamination. 
In summary, we demonstrated the fabrication of high-performance, hysteresis-free SWNT-FETs using 
HiPCO-grown nanotubes and a directed-assembly method.  The OTS layer on the dielectric effectively 
removes the gating hysteresis caused by adsorbed water, while leaving clean CNT surfaces.  Even 
though one still needs a high-yield method to separate semiconducting and metallic SWNTs for 
industrial-level production of CNT-based integrated circuits, we clearly demonstrated that the directed-
assembly process can be utilized to assemble HiPCO-grown nanotubes to fabricate high-performance 
SWNT-FETs comparable with the state-of-the-art FETs made with a variety of strategies.  Since our 
method can be expanded for large scale assembly of CNT-FETs without any high-temperature 
processing, it can be an ideal method for the industrial-level fabrication of CNT-based electronic 
devices in the future.  The strategy can be readily adapted for the bottom-up assembly of similar devices 
based on semiconductor nanowires. 
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